src/trusted/validator_arm/gen/arm32_decode_named.cc - Issue 10381030: Clean up testing of instructions. Allow testing to quit if test pattern tests

Keyboard Shortcuts

	File
u :	up to issue
j / k :	jump to file after / before current file
J / K :	jump to next file with a comment after / before current file
	Side-by-side diff
i :	toggle intra-line diffs
e :	expand all comments
c :	collapse all comments
s :	toggle showing all comments
n / p :	next / previous diff chunk or comment
N / P :	next / previous comment
<Up> / <Down> :	next / previous line

	Issue
u :	up to list of issues
j / k :	jump to patch after / before current patch
o / <Enter> :	open current patch in side-by-side view
i :	open current patch in unified diff view

	Issue List
j / k :	jump to issue after / before current issue
o / <Enter> :	open current issue

Unified Diff: src/trusted/validator_arm/gen/arm32_decode_named.cc

Issue 10381030: Clean up testing of instructions. Allow testing to quit if test pattern tests (Closed) Base URL: svn://svn.chromium.org/native_client/trunk/src/native_client/

Patch Set: Created 8 years, 7 months ago

Use n/p to move between diff chunks; N/P to move between comments. Draft comments are only viewable by you.

Jump to:

View side-by-side diff with in-line comments

Download patch

Index: src/trusted/validator_arm/gen/arm32_decode_named.cc

===================================================================

--- src/trusted/validator_arm/gen/arm32_decode_named.cc (revision 8517)

+++ src/trusted/validator_arm/gen/arm32_decode_named.cc (working copy)

@@ -261,7 +261,7 @@

if ((insn & 0x01E00000) == 0x00400000 /* op1(24:20) == 0010x */ &&

true &&

true)

- return Binary3RegisterImmedShiftedOp_SubRule_213_A1_P422_instance_;

+ return Binary3RegisterImmedShiftedOpRnNotSp_SubRule_213_A1_P422_instance_;

if ((insn & 0x01E00000) == 0x00600000 /* op1(24:20) == 0011x */ &&

true &&

@@ -271,7 +271,7 @@

if ((insn & 0x01E00000) == 0x00800000 /* op1(24:20) == 0100x */ &&

true &&

true)

- return Binary3RegisterImmedShiftedOp_Add_Rule_6_A1_P24_instance_;

+ return Binary3RegisterImmedShiftedOpRnNotSp_Add_Rule_6_A1_P24_instance_;

if ((insn & 0x01E00000) == 0x00A00000 /* op1(24:20) == 0101x */ &&

true &&

« no previous file with comments | « src/trusted/validator_arm/gen/arm32_decode.cc ('k') | src/trusted/validator_arm/gen/arm32_decode_named_classes.h » ('j') | no next file with comments »