OLD | NEW |
1 // Copyright 2012 the V8 project authors. All rights reserved. | 1 // Copyright 2012 the V8 project authors. All rights reserved. |
2 // Redistribution and use in source and binary forms, with or without | 2 // Redistribution and use in source and binary forms, with or without |
3 // modification, are permitted provided that the following conditions are | 3 // modification, are permitted provided that the following conditions are |
4 // met: | 4 // met: |
5 // | 5 // |
6 // * Redistributions of source code must retain the above copyright | 6 // * Redistributions of source code must retain the above copyright |
7 // notice, this list of conditions and the following disclaimer. | 7 // notice, this list of conditions and the following disclaimer. |
8 // * Redistributions in binary form must reproduce the above | 8 // * Redistributions in binary form must reproduce the above |
9 // copyright notice, this list of conditions and the following | 9 // copyright notice, this list of conditions and the following |
10 // disclaimer in the documentation and/or other materials provided | 10 // disclaimer in the documentation and/or other materials provided |
(...skipping 150 matching lines...) Expand 10 before | Expand all | Expand 10 after Loading... |
161 | 161 |
162 DEFINE_bool(trace_osr, false, "trace on-stack replacement") | 162 DEFINE_bool(trace_osr, false, "trace on-stack replacement") |
163 DEFINE_int(stress_runs, 0, "number of stress runs") | 163 DEFINE_int(stress_runs, 0, "number of stress runs") |
164 DEFINE_bool(optimize_closures, true, "optimize closures") | 164 DEFINE_bool(optimize_closures, true, "optimize closures") |
165 DEFINE_int(loop_weight, 1, "loop weight for representation inference") | 165 DEFINE_int(loop_weight, 1, "loop weight for representation inference") |
166 | 166 |
167 // assembler-ia32.cc / assembler-arm.cc / assembler-x64.cc | 167 // assembler-ia32.cc / assembler-arm.cc / assembler-x64.cc |
168 DEFINE_bool(debug_code, false, | 168 DEFINE_bool(debug_code, false, |
169 "generate extra code (assertions) for debugging") | 169 "generate extra code (assertions) for debugging") |
170 DEFINE_bool(code_comments, false, "emit comments in code disassembly") | 170 DEFINE_bool(code_comments, false, "emit comments in code disassembly") |
171 DEFINE_bool(peephole_optimization, true, | |
172 "perform peephole optimizations in assembly code") | |
173 DEFINE_bool(enable_sse2, true, | 171 DEFINE_bool(enable_sse2, true, |
174 "enable use of SSE2 instructions if available") | 172 "enable use of SSE2 instructions if available") |
175 DEFINE_bool(enable_sse3, true, | 173 DEFINE_bool(enable_sse3, true, |
176 "enable use of SSE3 instructions if available") | 174 "enable use of SSE3 instructions if available") |
177 DEFINE_bool(enable_sse4_1, true, | 175 DEFINE_bool(enable_sse4_1, true, |
178 "enable use of SSE4.1 instructions if available") | 176 "enable use of SSE4.1 instructions if available") |
179 DEFINE_bool(enable_cmov, true, | 177 DEFINE_bool(enable_cmov, true, |
180 "enable use of CMOV instruction if available") | 178 "enable use of CMOV instruction if available") |
181 DEFINE_bool(enable_rdtsc, true, | 179 DEFINE_bool(enable_rdtsc, true, |
182 "enable use of RDTSC instruction if available") | 180 "enable use of RDTSC instruction if available") |
(...skipping 396 matching lines...) Expand 10 before | Expand all | Expand 10 after Loading... |
579 #undef DEFINE_bool | 577 #undef DEFINE_bool |
580 #undef DEFINE_int | 578 #undef DEFINE_int |
581 #undef DEFINE_string | 579 #undef DEFINE_string |
582 #undef DEFINE_implication | 580 #undef DEFINE_implication |
583 | 581 |
584 #undef FLAG_MODE_DECLARE | 582 #undef FLAG_MODE_DECLARE |
585 #undef FLAG_MODE_DEFINE | 583 #undef FLAG_MODE_DEFINE |
586 #undef FLAG_MODE_DEFINE_DEFAULTS | 584 #undef FLAG_MODE_DEFINE_DEFAULTS |
587 #undef FLAG_MODE_META | 585 #undef FLAG_MODE_META |
588 #undef FLAG_MODE_DEFINE_IMPLICATIONS | 586 #undef FLAG_MODE_DEFINE_IMPLICATIONS |
OLD | NEW |