OLD | NEW |
1 // Copyright 2013 the V8 project authors. All rights reserved. | 1 // Copyright 2013 the V8 project authors. All rights reserved. |
2 // Redistribution and use in source and binary forms, with or without | 2 // Redistribution and use in source and binary forms, with or without |
3 // modification, are permitted provided that the following conditions are | 3 // modification, are permitted provided that the following conditions are |
4 // met: | 4 // met: |
5 // | 5 // |
6 // * Redistributions of source code must retain the above copyright | 6 // * Redistributions of source code must retain the above copyright |
7 // notice, this list of conditions and the following disclaimer. | 7 // notice, this list of conditions and the following disclaimer. |
8 // * Redistributions in binary form must reproduce the above | 8 // * Redistributions in binary form must reproduce the above |
9 // copyright notice, this list of conditions and the following | 9 // copyright notice, this list of conditions and the following |
10 // disclaimer in the documentation and/or other materials provided | 10 // disclaimer in the documentation and/or other materials provided |
(...skipping 102 matching lines...) Expand 10 before | Expand all | Expand 10 after Loading... |
113 | 113 |
114 #undef WRITE_CALL_0 | 114 #undef WRITE_CALL_0 |
115 #undef WRITE_CALL_1 | 115 #undef WRITE_CALL_1 |
116 #undef WRITE_CALL_2 | 116 #undef WRITE_CALL_2 |
117 #undef WRITE_CALL_2_VOID | 117 #undef WRITE_CALL_2_VOID |
118 | 118 |
119 | 119 |
120 double ClobberDoubleRegisters(double x1, double x2, double x3, double x4) { | 120 double ClobberDoubleRegisters(double x1, double x2, double x3, double x4) { |
121 // TODO(ulan): This clobbers only subset of registers depending on compiler, | 121 // TODO(ulan): This clobbers only subset of registers depending on compiler, |
122 // Rewrite this in assembly to really clobber all registers. | 122 // Rewrite this in assembly to really clobber all registers. |
| 123 // GCC for ia32 uses the FPU and does not touch XMM registers. |
123 return x1 * 1.01 + x2 * 2.02 + x3 * 3.03 + x4 * 4.04; | 124 return x1 * 1.01 + x2 * 2.02 + x3 * 3.03 + x4 * 4.04; |
124 } | 125 } |
125 | 126 |
126 | 127 |
127 } } // namespace v8::internal | 128 } } // namespace v8::internal |
OLD | NEW |