OLD | NEW |
1 // Copyright 2012 the V8 project authors. All rights reserved. | 1 // Copyright 2012 the V8 project authors. All rights reserved. |
2 // Redistribution and use in source and binary forms, with or without | 2 // Redistribution and use in source and binary forms, with or without |
3 // modification, are permitted provided that the following conditions are | 3 // modification, are permitted provided that the following conditions are |
4 // met: | 4 // met: |
5 // | 5 // |
6 // * Redistributions of source code must retain the above copyright | 6 // * Redistributions of source code must retain the above copyright |
7 // notice, this list of conditions and the following disclaimer. | 7 // notice, this list of conditions and the following disclaimer. |
8 // * Redistributions in binary form must reproduce the above | 8 // * Redistributions in binary form must reproduce the above |
9 // copyright notice, this list of conditions and the following | 9 // copyright notice, this list of conditions and the following |
10 // disclaimer in the documentation and/or other materials provided | 10 // disclaimer in the documentation and/or other materials provided |
(...skipping 420 matching lines...) Expand 10 before | Expand all | Expand 10 after Loading... |
431 // On X86/X64, values below 32 are bits in EDX, values above 32 are bits in ECX. | 431 // On X86/X64, values below 32 are bits in EDX, values above 32 are bits in ECX. |
432 enum CpuFeature { SSE4_1 = 32 + 19, // x86 | 432 enum CpuFeature { SSE4_1 = 32 + 19, // x86 |
433 SSE3 = 32 + 0, // x86 | 433 SSE3 = 32 + 0, // x86 |
434 SSE2 = 26, // x86 | 434 SSE2 = 26, // x86 |
435 CMOV = 15, // x86 | 435 CMOV = 15, // x86 |
436 RDTSC = 4, // x86 | 436 RDTSC = 4, // x86 |
437 CPUID = 10, // x86 | 437 CPUID = 10, // x86 |
438 VFP3 = 1, // ARM | 438 VFP3 = 1, // ARM |
439 ARMv7 = 2, // ARM | 439 ARMv7 = 2, // ARM |
440 VFP2 = 3, // ARM | 440 VFP2 = 3, // ARM |
441 SUDIV = 4, // ARM | |
442 SAHF = 0, // x86 | 441 SAHF = 0, // x86 |
443 FPU = 1}; // MIPS | 442 FPU = 1}; // MIPS |
444 | 443 |
445 | 444 |
446 // Used to specify if a macro instruction must perform a smi check on tagged | 445 // Used to specify if a macro instruction must perform a smi check on tagged |
447 // values. | 446 // values. |
448 enum SmiCheckType { | 447 enum SmiCheckType { |
449 DONT_DO_SMI_CHECK, | 448 DONT_DO_SMI_CHECK, |
450 DO_SMI_CHECK | 449 DO_SMI_CHECK |
451 }; | 450 }; |
(...skipping 119 matching lines...) Expand 10 before | Expand all | Expand 10 after Loading... |
571 | 570 |
572 enum ClearExceptionFlag { | 571 enum ClearExceptionFlag { |
573 KEEP_EXCEPTION, | 572 KEEP_EXCEPTION, |
574 CLEAR_EXCEPTION | 573 CLEAR_EXCEPTION |
575 }; | 574 }; |
576 | 575 |
577 | 576 |
578 } } // namespace v8::internal | 577 } } // namespace v8::internal |
579 | 578 |
580 #endif // V8_V8GLOBALS_H_ | 579 #endif // V8_V8GLOBALS_H_ |
OLD | NEW |